Al~tract--Codes which can correct t symmetric errors and detect all unidirectional errors have been shown to be useful in fault-tolerant applications. They provide protection against transient, intermittent and permanent faults. Efficient codes have already been developed for this purpose. However, for most of these codes it is not possible to obtain a simple encoder and decoder. We have developed a systematic t-error correcting/all unidirectional error detecting code, which is comparable in redundancy to the most efficient known systematic codes with the same capability. In addition, our code is easy to encode and decode.
INTRODUCTION
The usefulness of error detecting/correcting codes for fault-tolerant computer applications is well-established. In a VLSI environment it is important to use codes which can protect the system against not only permanent faults but transient and intermittent faults as well. Permanent faults can give rise to symmetric errors as well as unidirectional errors [1] [2] [3] [4] . A symmetric error is defined as an error in which the 0--* 1 and 1 ~ 0 transitions are equi-probable in any data word. In the case of a unidirectional error while both 0 ~ 1 and 1 --. 0 transitions are possible, in any given data word all the transitions are of the same type. Transient and intermittent faults also give rise to symmetric and undirectional errors [1, 5, 6] . However, the above faults generally result in a small number of symmetric errors; but, the number of unidirectional errors can be quite large.
A class of t-error correcting/all unidirectional error detecting (t-EC/AUED) codes have been developed to provide protection against both symmetric and unidirectional errors [5, [7] [8] [9] [10] [11] [12] . These codes can correct up to t symmetric errors. However, if there are t + 1 or more errors present, all of them are assumed to be unidirectional. Such errors are detected but not corrected. In many applications it may be reasonable to assume that unidirectional errors, although large, do not occur in every bit of the data word. One could use a t-error correcting/d-unidirectional error detecting (t-EC/d-UED) code in such cases, where d > t [13] .
The method generally used for deriving a systematic t-EC/AUED or t-EC/d-UED code is to add some check symbols to a t-error correcting (t-EC) code. The codes in Refs [7, 8, [11] [12] [13] use this technique. The most efficient known systematic t-EC/AUED codes have been presented in Refs [11, 12] . The method proposed for encoding and decoding these codes is based on the use of a ROM. The number of 1 s in the t-EC part of the codeword is first determined. This becomes the address to the ROM which stores the check symbols added to the t-EC code. However, this may not be the most efficient way of obtaining the check symbols. The codes which are relatively easier to encode and decode [5, 8] are not as efficient in terms of redundancy compared to above-mentioned codes in Refs [11, 12] .
In this paper we present a systematic t-EC/AUED code which is comparable in redundancy to the most efficient systematic codes in Refs [11, 12] . Furthermore, the check symbols can be easily derived using an efficient combinational circuit. Thus, we avoid having to use a ROM to store the check symbols. Our code can be viewed as an extension of the code in Ref. [12] .
The paper is organized as follows. In Section 2 we will discuss some previous results and notations. We will present the code-construction technique in Section 3 and the decoding algorithm in Section 4. In Section 5 we will discuss the encoder/decoder for the code. We will compare the redundancy of our code with other codes in Section 6 and conclude in Section 7.
PREVIOUS RESULTS
In this section we will establish some definitions and notations and briefly go through some previous results.
Let X and Y be two binary n-tuples. The following theorems give the necessary and sufficient conditions for a code to be t-EC and t-EC/AUED, respectively.
Theorem 1 [14]
A code C can correct t symmetric errors if and only if D(C) >t 2t + 1.
Theorem 2 [5]
A code C can correct t symmetric errors and detect (t 
Example 2
Consider the (7,4) 1-EC Hamming code with D (C) = 3. It is easy to see that the codewords can belong to one of the following sets: Co, C3, C4 or (77. The sets CI, C2, C5 and (76 are null because they cannot satisfy the minimum Hamming distance requirement.
We will make use of the following theorem later.
Theorem 3 [12]
Let X, Y e C. If X e Ci+j and Y ~ C~, then the following inequalities hold: 
CODE CONSTRUCTION TECHNIQUE
In this section we will present the method for obtaining our t-EC/AUED code and prove its validity.
Code Construction
Let C be an (n, k) linear systematic t-EC code. We obtain our (n*, k) t-EC/AUED code C* from C by appending t + 1 check symbols to codewords from C. Let XEC. It is encoded as XXt X2 ..... Xt + i, where Xi, 1 ~< i ~< t + 1, are the t + 1 check symbols. Each of these check symbols increases the crossover between any two codewords by 1. Hence, the objective of adding these check symbols is to meet the necessary and sufficient conditions of Theorem 2. The procedure for constructing the code is given below. 
Example 3
Consider a (14, 10) I-EC Hamming code. From Procedure 1, since n = 14 and t = 1,
To obtain a 1-EC/AUED code the assignment for XI and X: can be done as shown in Table 2 . []
3B. Proof of Validity of the t-EC/A UED Code

Theorem 4
The code obtained by Procedure 1 is t-EC/AUED.
Proof. Let Let a corrupted version of X* be X'X~X~ = (011011,01,10). We first construct X'j' and X~' from X'. We get X'( = 01, X2' = 01. The syndrome for X' is So = 101. Furthermore, S~ = 00 and $2 = 11. From Procedure 2, this error is correctable. After the error is corrected we obtain X = 001011. From Procedure 1, )(1 = 01 and X2 = 10. Therefore, the correct codeword (001011, 01, 10) is obtained.
Example 5
Consider the 1-EC code of Example 4 again. Let the actual codeword in C* be (001011, 01, 10) as before. Let a unidirectional error change this codeword to X" X'~X'2 = (111011, 11, 10). Then from Procedure 1, X'[ = 00 and X~' = 01. The syndrome of X' is So = 011. Also, S1 = 11 and $2 = I 1. Thus, from Step 4 of Procedure 1, the error is uncorrectable and only an error indication can be given.
To prove the validity of the decoding algorithm we will use the following theorems, which have been proved in Ref. [12] . These theorems are also applicable to our code.
Theorem 5
If no more than t symmetric errors occur in the received word X' X~ ..... X~+ ~, then there exists at least one i such that X[ = X;, 1 ~<i ~< t + 1.
Theorem 6
If unidirectional errors occur in the received word X' X'~ ..... X;+ ~ and more than t of them occur in X', then X[ ¢: X; for every i, 1 ~< i ~< t + 1.
Theorem 7
If more than t unidirectional errors occur in the received word X'X~ .... , X;+ l, but t or fewer of them occur in X', then there exists at least one Si ¢: (00... 00), 1 ~< i ~< t + 1.
The validity of our decoding algorithm should be evident from these theorems.
ENCODING/DECODING OF THE CODE
In this section we will discuss encoders for our t-EC/AUED code. The most practical code in terms of the protection provided and redundancy is the 1-EC/AUED code. Therefore, we will discuss the encoding/decoding of this code first.
Let us first consider the design of the encoder. Obtaining the (n, k) t-EC code from the k information bits is quite straightforward. Design of the hardware for doing this can be found in any coding theory book [l 5]. Therefore, from now on we will concentrate on generating the che symbols Xt, X2 ..... X,+t from the t-EC codeword X.
When t = 1, from Procedure 1, we know that Here i denotes the number of l s (one-count) in the 1-EC codeword X. Since X has n bits, t binary representation of i will require ['logz(n + 1)] bits. Let [log2(n + 1)] --m. Then we e denote the output of the one-count generator as (b~, b,~_ ~,..., bz, bt) . The one-count generat can be implemented in a modular fashion by using a tree of full and half adders [16] . Note tl~ m=r2+l.
The only case in which rt # r2 is when n = 2 p -1 for any integer p. This is a special case whi we will consider later. For the time being, let us assume that r, = r2.
For computing Xj we need to compute [ i/2J and (i rood 2). We know that (i rood 2) is sire[ the least significant bit (LSB) of i, and [_i/2 J is given by the remaining most significant bi Therefore, we can deduce the following: .,/93,/92) -from the subtractor. The simplest design of the subtractor would be the ripple-borrow design which every stage is a half-subtractor and logic 1 is fed as the borrow to the least significant stal Of course, faster designs of the subtractor are also possible. Therefore, it is very easy to enco a 1-EC codeword into a 1-EC/AUED codeword. Now let us consider the special case when n = 2 p -1 for some integer p. It is easy to check t~ rt = r2 + 1 for this case• Since r2 + 1 ---m, r] = m. Therefore, to compute X~ we need one extra The only difference in this case is that we will need a 2-input m-bit multiplexor and an m-] subtractor. The MSB of the first input of the multiplexor should be always at logic 1. Similarly the MSB of the input to the subtractor should be always held at logic 1. Up till now we have only discussed encoding of the 1-EC/AUED code. However, structures similar to the simple encoder given in Fig. 1 can be used whenever t = 2 q --1 where q is any integer. For example, when q = 2 and t --3, the least significant bits b2 and b~ from the one-count generator become the select lines to the multiplexors. Only one subtractor would be required as before. Interested readers can verify that, in all, three multiplexors will be required for respectively generating X~, X2 and X3. X4 can be generated directly without the need of a multiplexor.
In general, let t ~: 2 q --1 for any integer q. Then we would need to feed the output of the one-count generator to a divider circuit in order to obtain L.i/(t + 1)j as the result and [i mod (t + 1)] as the remainder. In addition we will require one subtractor and t multiplexors as before. Since t is usually small, the divisor (t + 1) would only require a few bits in its binary representation. Thus, the divider should be fairly easy to implement.
The decoder for our t-EC/AUED code can also be similarly obtained based on Procedure 2. Let the received word be X" X~ X~,..., X;+I. X'~', X~' ..... X'/+ ~, can be generated from X' using hardware similar to that used for the encoder. The syndromes S;, 0 ~< i ~< t + 1, can be generated using parity circuits. The error indication circuitry is straightforward to design. When needed, the syndrome So can be used to obtain the correct X. Then X~, X2, • •., X, + ~ can be generated as before.
It is clear that we do not need a ROM for encoding and decoding purposes for our t-EC/AUED code, whereas codes of comparable redundancy given in Refs [11, 12] require ROMs. Furthermore, our encoder/decoder design is simple, modular and easy to implement.
COMPARISONS WITH OTHER CODES
In this section we will compare our code with those given in Refs [11, 12] . These codes are the best known systematic t-EC/AUED codes from the point of view of redundancy. However, they are not easily encodable/decodable. The t-EC/AUED codes which are relatively easier to encode/decode [5, 8] are, however, much inferior to the codes in Refs [11, 12] in terms of redundancy. Our code has the dual advantage of being easily encodable/decodable and having redundancy comparable to the best known codes in Refs [11, 12] .
In Table 3 we compare our code with the code in Ref. [11] when t = 1. The code by Tao et al. [12] has the same redundancy as the code by Nikolos et al. [11] for nearly all the values ofk. Hence, we have not compared our code against the code in Ref. [12] . In the following table Diff. denotes the difference in the number of bits between our code and the code in Ref. [11] . For our code the number of bits n* can be calculated quite easily using the following formula:
It is clear that for nearly all cases our code has the same redundancy as that of the code in Ref. [11] . The only case when our code requires one more bit is when n = 2 p-1 for some integer p.
In Table 4 we compare our code with the codes in Refs [11, 12] . Diff.l and Diff. z respectively denote the difference in the number of bits required for our code and the code in Refs [11, 12] . From Table 4 we can see that our code compares well with the other two codes. In Table 5 we give comparisons for the 3-EC/AUED codes. Again our code is comparable to both the codes.
Finally we compare our code with the code in Ref. [11] when t > 3. A table for t > 3 is not given in Ref. [12] . So we are unable to make comparisons with that code.
For t > 3 our code is slightly inferior to the code in Ref. [11] in some cases. However, for the codes considered in Table 6 , the code in Ref. [11] is about 10-19 bits less redundant than the easily encodable/decodable code by Bose and Pradhan [8] . Therefore, our code is also much less redundant compared to the code in Ref. [8] , and yet it is also easily encodable/decodable.
CONCLUSION
A new method for obtaining systematic symmetric error correcting/unidirectional error detecting codes was presented in this paper. Such codes provide protection against permanent, transient and intermittent faults. Many such codes have been presented in the literature. However, the previous codes can generally be put into two categories--in the first category are those codes which are easy to encode/decode but not that efficient, and in the second category are those codes which are very efficient but not easy to encode or decode. The latter require a ROM or a large PLA to store the check symbols. In our code we have been able to combine both efficiency and ease of encoding/decoding. These codes should find applications in the area of fault-tolerant computer design.
